Assuming a custom CPU adopting multi-level page tables, where the page size, virtual address space size and the page table entry size are set to 32KB, $2^{64}$B, 16B, respectively. This custom CPU only has one register to hold the physical address of the topmost level of the multi-level page tables.