☰
WH
·
CSBank
首頁
題庫專區
模擬考專區
Pro 方案
聯絡我們
首頁
題庫
模擬考
Pro
聯絡
總覽
資料結構
388
演算法
212
作業系統
290
計算機組織與結構
266
離散數學
161
線性代數
182
計算機組織與結構
›
Ch5 管線化（Pipeline）
第 50 題／共 58 題
◀
CC 50/58
錯題回報
00:00
50. Branch Prediction、Branch Target Buffer
#CC-05-050
易
Branch Prediction
Branch Target Buffer
📝
☆
Which of the following statements about branch prediction are TRUE?
A
Static branch prediction assumes a branch is always taken or always not taken based on the instruction type or direction.
B
A 1-bit dynamic branch predictor will always mispredict a loop exit branch if the loop executes many times.
C
A 2-bit saturating counter predictor changes its prediction immediately after a single misprediction.
D
Branch Target Buffers store the target address of branches to allow fetching from the target in the IF stage.
E
Delayed branching is a hardware technique where the compiler fills the slot after a branch with an independent instruction.
📝 寫筆記
📄 中央115
重做
跳轉到第
題
← 上一題
下一題 →
答案／解析
▤
完整推導請見《WH 資工筆記 · 計算機組織與結構》Ch5 管線化（Pipeline）
‹
本章題號 · 41–58 / 58
›
全部 58
易 28
中 24
難 6
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
