計算機組織與結構›Ch6 記憶體(Memory)
第 26 題/共 83 題
◀ CC 26/83
26. Cache Address Fields
#CC-06-026易Cache Address Fields
題組題幹(本題:第30題,共 3 小題)點擊展開

A pipelined processor contains 64 KB L1 data cache, where the length of memory address is 32 bits, the block size is 64 bytes. This data cache employs 4-way set associative cache architecture. The size of physical memory on this processor is 4 GB.

Which fields in the data cache will be increased when increasing the length of memory address from 32 bits to 64 bits?

📄 交大114
跳轉到第題
▤完整推導請見《WH 資工筆記 · 計算機組織與結構》Ch6 記憶體(Memory)
本章題號 · 21–40 / 83