☰
WH
·
CSBank
首頁
題庫專區
模擬考專區
Pro 方案
聯絡我們
首頁
題庫
模擬考
Pro
聯絡
總覽
資料結構
388
演算法
212
作業系統
290
計算機組織與結構
266
離散數學
161
線性代數
182
計算機組織與結構
›
Ch6 記憶體（Memory）
第 37 題／共 83 題
◀
CC 37/83
錯題回報
00:00
37. Memory Hierarchy、AMAT、Tag、Locality
#CC-06-037
中
Memory Hierarchy
AMAT
Tag
Locality
📝
☆
Memory design is typically hierarchical. Which of the following statements are correct?
A
(a) The purpose of such design is to make memory look both large and fast. Any application running with a hierarchical memory system will have faster average memory accesses compared with a flat, non-hierarchical memory system.
B
(b) Let the L1 cache
L1 cache
be the closest-to-processor hierarchy of the memory system. In considering its role and performance, the hit time is a more important factor than the hit rate.
C
(c) A processor-issued memory address will be partitioned by the
L1 cache
into three fields: tag, index, and byte offset. Only one of these fields, the tag, needs to be stored in a proper cache line (or block) together with a valid bit, the corresponding data, and other helpful information such as a dirty bit.
D
(d) Since processor accesses to
L1 cache
will miss, the average memory access time of a program is expressed as [(
L1 cache
hit time)+(next lower hierarchy hit time)*(
L1 cache
miss rate)].
📝 寫筆記
📄 交大110
重做
跳轉到第
題
← 上一題
下一題 →
答案／解析
▤
完整推導請見《WH 資工筆記 · 計算機組織與結構》Ch6 記憶體（Memory）
‹
本章題號 · 21–40 / 83
›
全部 83
易 53
中 26
難 4
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
