計算機組織與結構›Ch6 記憶體(Memory)
第 28 題/共 83 題
◀ CC 28/83
28. VIPT Cache、Virtual-to-Physical Translation
#CC-06-028中VIPT CacheVirtual-to-Physical Translation

A byte-addressable machine uses 36-bit virtual addresses and 30-bit physical addresses. To achieve high performance, the bits used to index a physical cache set must be obtainable without performing virtual-to-physical address translation through the TLB. The cache block size is fixed at 64 bytes. Which of the following statements is (are) correct?

📄 交大115
跳轉到第題
▤完整推導請見《WH 資工筆記 · 計算機組織與結構》Ch6 記憶體(Memory)
本章題號 · 21–40 / 83