Consider a five-stage pipelined MIPS CPU. Please select the signals that are required to insert a stall cycle when data hazard is detected at ID stage.